Register
Question 1
Which statement about the Chip Select (CS) signal in memory systems is true?
Correct Answer:
It enables a specific chip to respond to address requests
Explanation:
Chip Select gates a memory device so it participates in a bus cycle only when the address decoder has matched its assigned range. When the decoded address indicates that a particular chip should respond, its CS line is asserted, allowing that chip to respond to the read or write operation and drive or accept data. All other chips on the same bus have CS deasserted, so their outputs stay inactive and don’t clash on the data lines. Clocks data is not handled by CS; timing for data transfer comes from the clock and data path signals. The CS line isn’t used to encode the address itself; the address lines carry the address, and decoding logic uses that to assert CS for the appropriate chip.
Question 2
What term denotes an event that occurs when a requested data item is not found in the cache?
Correct Answer:
Cache Miss
Explanation:
The main concept is what happens when a requested data item isn’t in the cache. That event is called a cache miss. When a miss occurs, the system fetches the item from a slower memory level or the backing store and brings it into the cache for future accesses. If the item is found directly in the cache, it’s a cache hit, which is faster. Cache invalidation refers to marking cached data as outdated when the underlying data changes, so stale values aren’t used. Cache coherence deals with keeping multiple caches in sync across processors. So the term for the described event is a cache miss.
Question 3
Which statement best describes the sum-of-minterms canonical form?
Correct Answer:
It is a full canonical form expressing the function as a disjunction of minterms, each including all variables
Explanation:
Sum-of-minterms canonical form is built by taking the function and expressing it as an OR of minterms, where each minterm is the AND of all input variables, with each variable appearing either complemented or uncomplemented. Each minterm represents one specific input combination that makes the function true, so the whole expression lists exactly those combinations. Because every term includes every variable, this form is a full, standard representation of the function. It’s not guaranteed to be the smallest form, since canonical forms tend to include all possibilities rather than reducing them. This approach works for any number of variables, and it uses only AND, OR, and NOT—not XOR.
Question 4
Which error is present in the sentence 'The committee have decided to postpone its meeting'?
Correct Answer:
Subject-verb agreement
Explanation:
The main idea being tested is subject-verb agreement—the verb must match the number of the subject. Here, the subject is a collective noun, "The committee," which is treated as a single unit in standard usage. When a singular subject is used, the verb should be singular as well, so the correct form is "has decided" rather than "have decided." The rest of the sentence fits with this choice: "its meeting" uses the singular possessive pronoun that correctly refers back to the committee. So the natural, correct version is: The committee has decided to postpone its meeting. If you were thinking of the committee as individuals, you could say: The committee members have decided to postpone their meeting. But with the given subject, the mismatch is in the verb form, which is why subject-verb agreement is the issue.
Question 5
What is the basic unit of time in a computer's operation, representing one complete oscillation of the clock signal?
Correct Answer:
Clock Cycle
Explanation:
The timing heart of a computer is the clock signal. It oscillates at regular intervals, and one complete oscillation—from one edge back to the next—defines a clock cycle. This cycle is the smallest time unit that governs when the processor fetches, decodes, and executes operations. While instructions may take multiple cycles (or even vary with architecture), the fundamental timing unit is the clock cycle. A nanosecond is simply a duration, not the unit of operation; a bit is a data piece, and an instruction is a command sequence. For example, a 3 GHz clock has a cycle of about 0.333 nanoseconds, illustrating how cycles set the speed of operation.
Question 1
Exam overview

About this Exam

The Graduate Aptitude Test in Engineering (GATE) stands as a premier national-level examination in India, serving as a gateway for serious engineering and science students to pursue prestigious postgraduate programs (M.Tech, Ph.D.) at top-tier institutions like the IITs and IISc. Beyond academia, GATE scores are critically recognized by numerous Public Sector Undertakings (PSUs) for high-level technical recruitment. This comprehensive study guide focuses on two pivotal components: General Aptitude, a section common and mandatory for all GATE candidates, and Computer Science & Information Technology (CS), tailored specifically for aspirants in this dynamic engineering domain. This guide is your definitive resource to understand, prepare for, and master the demands of this challenging test.

More details

Additional Information

What the Course Entails and Exam Details

This examination assesses a blend of essential cognitive skills and deep technical knowledge. The curriculum is meticulously designed to evaluate understanding across several core engineering and computational disciplines.

For General Aptitude (GA), the topics are universally applicable and test core reasoning capabilities:

  • Verbal Ability: English grammar, sentence completion, verbal analogies, word groups, and critical reasoning.

  • Numerical Ability: Numerical computation, estimation, reasoning, and data interpretation (graphs, charts, and tables).

The Computer Science (CS) component delves into specialized engineering mathematics and technical subjects:

  • Engineering Mathematics: Discrete Mathematics (sets, relations, functions, logic, graphs); Linear Algebra; Calculus; and Probability and Statistics.

  • Digital Logic: Logic functions, minimization, design of combinational and sequential circuits.

  • Computer Organization and Architecture: Machine instructions, addressing modes, ALU, CPU control design, memory hierarchy, I/O interface.

  • Programming and Data Structures: Programming in C; Functions, Recursion, Parameter passing, Scope, Binding; Abstract data types, Arrays, Stacks, Queues, Linked Lists, Trees, Binary search trees, Binary heaps.

  • Algorithms: Analysis, Asymptotic notation; Design techniques: Divide-and-conquer, Greedy, Dynamic programming; Searching and sorting; Graph search, Minimum spanning trees, Shortest paths.

  • Theory of Computation: Regular expressions, finite automata, context-free grammars, pushdown automata, Turing machines, undecidability.

  • Compiler Design: Lexical analysis, parsing, syntax-directed translation, runtime environments, code generation.

  • Operating Systems: Processes, threads, inter-process communication, concurrency, synchronization, deadlock, CPU scheduling, memory management, virtual memory, file systems.

  • Databases: ER-model, relational model (relational algebra, tuple calculus), database design (integrity constraints, normal forms), SQL, transactions, concurrency control.

  • Computer Networks: ISO/OSI stack, LAN technologies (Ethernet, Token Ring), Flow and error control techniques, Routing algorithms, Congestion control, TCP/UDP, IP(v4), Application layer protocols (ICMP, DNS, SMTP, POP, FTP, HTTP).


What to Expect in the Final Exam

The actual GATE examination is a fully Computer Based Test (CBT), ensuring standardization and efficiency. Candidates are allotted a rigorous 3 hours (180 minutes) to complete the entire paper. The exam consists of 65 questions in total, adding up to a maximum of 100 marks. These questions are distributed across three distinct types to test varied levels of understanding:

  • Multiple Choice Questions (MCQ): Select one correct answer from four options. There is negative marking for incorrect MCQ responses.

  • Multiple Select Questions (MSQ): Select one or more correct answers from four options. There is no negative marking for MSQs.

  • Numerical Answer Type (NAT): Enter a specific numerical value as the answer using a virtual keyboard. There is no negative marking for NATs.

The paper is typically divided into the General Aptitude section (15 marks) and the technical CS subject section along with Engineering Mathematics (85 marks). The qualifying score varies significantly each year based on the difficulty level and the performance of all candidates in that specific session.


How to Study and Exam Centers

Effective preparation requires a structured and disciplined approach. Begin by mastering the fundamentals from standard, recommended textbooks for each CS subject and Engineering Mathematics. Simultaneously, practice General Aptitude consistently to build speed and accuracy in reasoning. A cornerstone of successful preparation is the thorough analysis of previous years' GATE question papers. This familiarizes you with the question patterns and difficulty levels. Follow up on this by regularly taking high-quality full-length mock tests, like the practice opportunities highlighted in this guide, to simulate the actual exam environment and refine your time-management skills. Develop a personalized revision schedule, focusing heavily on formulas, algorithms, and key concepts.

The official GATE examination is not administered via a single online portal or common commercial centers like Pearson VUE. It is conducted at authorized, physical test centers located in major cities across India and a few selected international locations. The specific center is assigned to each candidate and detailed on their official admit card closer to the exam date. For practice and preparatory materials, such as mock exams and solutions, students utilize dedicated educational portals and learning management systems available online, which are separate from the government’s final test administration.


Job Opportunities from the Course

A strong performance in GATE, particularly in the CS stream, unlocks prestigious career paths in both the public and private sectors in India.

  • Executive Trainee / Engineer Scientist SC (in organizations like BARC, ISRO, DRDO)

  • Software Engineer / Technical Officer (in top PSUs such as ONGC, IOCL, NTPC, GAIL)

  • Network Engineer / Systems Analyst

  • Data Scientist / Database Administrator

  • Research Analyst (with a focus on technical domains)

  • Postgraduate Student (paving the way for academic and R&D roles via IITs/IISc M.Tech programs)

This qualification is an excellent stepping stone for anyone aspiring to hold influential technical roles or advance their studies in Computer Science.


Quiz information

Frequently Asked Questions

The complete question count is available after full access is unlocked.
No fixed duration is currently configured for this quiz.
Question explanations are included where they are available in the quiz content, helping you review the reasoning after answering.
Yes. You can retake the practice test again as you continue studying during your available access period.
After your access is confirmed, you can continue into the complete practice exam from this quiz flow.
Unless explicitly stated otherwise, this page provides independent practice material for study and exam preparation and is not the official examination itself.
Keep studying

Related Questions

A320 General Familiarization Practice Exam

0 min

A320 Airplane General Practice Exam

0 min

ASU BIO181 General Biology I Practice Exam

0 min

ASU BIO182 General Biology II Exam 2 Practice Exam

0 min

B Medical Technologist MT Generalist Practice Exam

0 min

CDL General Knowledge Practice Test

0 min